HW-2020-J-18 – RTL Senior Designer

Kalray (Euronext Growth Paris – FR0010722819 – ALKAL) is a fabless semiconductor company, pioneer in a new generation of processors for intelligent systems. MPPA® Intelligent processors are able to capture and analyze on the fly massive data flows, close to where they are generated, and interact in real time with the outside world. These processors are capable of running demanding AI algorithms and simultaneously a wide set of different processing and control tasks such as mathematical algorithms, signal processing, network or storage software stacks. Kalray’s Intelligent Processors can be deployed in fast-growing sectors of Edge Computing and AI: Modern data centers, networks (5G), autonomous vehicles, healthcare equipment, industry 4.0, drones and robots… Kalray’s offering includes processors, system boards and a software suite, for a broad spectrum of customers such as data storage systems and compute server manufacturers, intelligent system integrators and consumer product manufacturers such as car makers. Founded in 2008 as a spin-off of CEA French lab, Kalray counts among its investors: Alliance Venture (Renault-Nissan-Mitsubishi), Safran, NXP Semiconductors, CEA and Bpifrance.

To support our growth, we are looking for a RTL Senior Designer for our Hardware Team.

POSITION

You will be part of the Hardware team, who is in charge of the full development of the new generation of high performance processors in very advanced technology nodes. You role will encompass the specification, the micro architecture, the design, the synthesis and the support to the BackEnd, validation and SW teams before and after TapeOut.

You are passionate about hardware digital design and how to turn customer and application requirements into a chip.

CANDIDATE

Experience:

  • 10 years+ experience in ASIC digital RTL for commercial products
  • 1GHz+ ASIC architecture and design

Skills:

  • Digital RTL design (VHDL / Verilog)
  • SoC Design and IP Design
  • SoC interconnect problematics
  • Third party IP integration into a SoC
  • Familiar with :
    • Clock and reset scheme
    • high speed interface design/integration (PCI, Ethernet, DDR)
    • Synthesis Flow and SDC constraints, formal proof Flow
    • CDC structures
  • Fluent in technical English
  • Good communication / reporting skills
  • Capable of managing a small team (contractors, partners, junior people)

Profile:

  • Rigorous
  • Autonomous
  • Strong technical lead
  • Highly Responsive


Starting date: As soon as possible

Type of contract: Permanent / full-time

Location: Montbonnot (Grenoble area, France)

    Your Name (required)

    Your Email (required)

    Job reference number (required)

    Your CV (required - 1MB max.)

    Your cover letter (required - 1MB max.)

         By completing and sending this form, you consent to your data being collected by authorized Kalray personnel to process your request. For more information, please consult our privacy policy on personal data protection.

    This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

    Read about Kalray’s privacy policy and personal data protection here.